# Assume the input signal comes from a block with max delay of 3ns set_input_delay -max 3 -clock clk [get_ports data_in]

used to transform high-level Register Transfer Level (RTL) descriptions (Verilog or VHDL) into optimized gate-level netlists mapped to specific technology libraries. Core Synthesis Flow